Will (@Willschips) header
Will (@Willschips) profile picture

Building systems to optimize chips.

Joined March 2024
Photo by Will (@Willschips)Photo by Will (@Willschips)Photo by Will (@Willschips)Photo by Will (@Willschips)Photo by Will (@Willschips)Photo by Will (@Willschips)Photo by Will (@Willschips)Photo by Will (@Willschips)
It’s so sad this is the last Halloween pre-Anthropic IPO
13
712
Reverse restaurant where people go in and try to sell the owners homemade food
3
8
837
Woah apparently Amazon Graviton speeds up VCS by 50%
2
8
960
Whether you like it or not VLSI CAD industry is in an arms race now
1
1
49
2,372
Some small team is gonna start a new-age fabless semiconductor company that actually uses agents properly and disrupt incumbents for a fraction of the R&D cost. Pls let me know if you’re working on this and I might invest
6
1
50
2,750
Synopsys GPT has got to be better than Cadence Maestro
3
1
36
2,827
The Calma GDS II computer-aided design workstation in 1984.
29
346
17
2,684
47,067
I want to see someone vibecode a modern open source virtuoso clone with gpu rendering. You’ll need to have the ability to hook in an external spice simulator.
5
10
1,232
I interviewed a student that says they took intro to digital design. "What is the difference between <= and = in Verilog" "I don't think we covered that in class" 🫥
6
1
42
6,263
In the era of LLMs writing RTL will digital IP margins get compressed? Im thinking verified blocks used in more tapeouts will still have value. Maybe test benches will have more value and companies license those lol.
5
1
24
2,205
One of the cofounders of Cadence and Synopsys, Alberto Sangiovanni-Vincentelli, talking about trusted checkers making EDA viable
1
25
1,552
Crap are verilog simulators gonna be commoditized imminently?
8
1
39
4,089
So much alpha sitting in DAC conference videos. Shankar talking about unified data model mogging other tools in PPA. Credit Shankar Krishnamoorthy, Paul Cunningham, John Cooley deepchip.com/, & DAC
19
1,388
“What radicalized you?”
16
821
Barbarians are at the gate of chip design. The rewards are verifiable and search scales with compute. Its only a matter of which labs or companies execute on this. I give it ~2 years before its automated like programming is now. arxiv.org/pdf/2510.06189
9
6
2
107
12,611
🤖 Made with AI
8
3
3
91
4,810
I don't think that EDA for semis will get "oneshotted" anytime soon. You need special relationships with companies to get access to data. People don't understand, PrimeTime is valuable not because the software exists but because it is in the TSMC ecosystem and has been used in 100K+ tapeouts(lower bound). Why is OpenAI working with Synopsys instead of making its own tools.
7
3
62
4,369