Semiconductor Engineering (@SemiEngineering) header
Semiconductor Engineering (@SemiEngineering) profile picture
Silicon Valley
Joined September 2013
Photo by Semiconductor Engineering (@SemiEngineering)Photo by Semiconductor Engineering (@SemiEngineering)Photo by Semiconductor Engineering (@SemiEngineering)Photo by Semiconductor Engineering (@SemiEngineering)Photo by Semiconductor Engineering (@SemiEngineering)Photo by Semiconductor Engineering (@SemiEngineering)Photo by Semiconductor Engineering (@SemiEngineering)Photo by Semiconductor Engineering (@SemiEngineering)Photo by Semiconductor Engineering (@SemiEngineering)Photo by Semiconductor Engineering (@SemiEngineering)
Semiconductor Engineering retweeted
Why Open-Weight AI Matters semiengineering.com/why-open… Proprietary models still hold the edge, but open-weight models add more flexibility for deploying AI. #openweightAImodels #AImodels #AI
3
4
7
1,333
Semiconductor Engineering retweeted
Semiconductor fabs are leveraging AI/ML models & raw equipment data to speed up yield learning, but the volume of data they are collecting is forcing some tough decisions about optimization versus context. semiengineering.com/shift-le… #semiconductor #fabs
1
4
1
18
1,597
Semiconductor Engineering retweeted
Fab expansion accelerates; China advances memory & EUV; Teradyne’s test deal; SEMICON West & OCP highlights; 3D SiP; TSMC & ASML signals; 300mm fab spending; optical & 3nd D-compute startups funding; quantum HW ... semiengineering.com/chip-ind… #semiconductor #lithography #DRAM
5
27
1,593
Semiconductor Engineering retweeted
80 chip industry-related startups raised $8.5B in Q3, with big hauls by companies tackling data movement and memory. semiengineering.com/startup-… #semiconductor #startupfunding
1
3
7
1,137
Semiconductor Engineering retweeted
No single test, inspection, model, or monitoring technique provides a complete view of an advanced device. Each has physical, spatial, temporal, or contextual blind spots. semiengineering.com/closing-… #semiconductor
1
7
16
1,478
Semiconductor Engineering retweeted
Latest: $2B foundry pact; hyper-NA EUV; TSMC, Samsung $; Canon's nanoimprint; AI chips under scrutiny; $10T data center buildout; $1.5B SiC boost; chip smuggling; 800V power; quantum HW scales up; mobile fab... semiengineering.com/chip-ind… #semiconductor #semiEDA
7
19
1,259
Semiconductor Engineering retweeted
SE's new eBook, Photonics Fundamentals for Electronics Engineers, explores the technologies pushing optical data movement from racks toward packages & closer to where data is processed — and what engineers need to know as that shift accelerates semiengineering.com/photonic… #photonics
1
6
21
1,369
Semiconductor Engineering retweeted
Chip Industry Week In Review semiengineering.com/chip-ind… Autonomous workflow design; CFETs push scaling beyond 10Å; physical AI; new Spectre-v2 attack; photonics moves closer to compute; quantum HW; false base station risks; 88k engineers; memory test...
2
8
1,035
Semiconductor Engineering retweeted
1
4
1
9
1,697
Semiconductor Engineering retweeted
Latest: AI agents move deeper into chip design; China doubles down on AI compute/memory; supply chains tighten; TSMC partners accelerate; ICs head to space; optics advances, neural super resolution, auto PQC; Purdue-UIUC workforce training semiengineering.com/chip-ind… #semiconductor
1
6
20
1,378